



#### Gamora: <u>G</u>raph Le<u>a</u>rning based Sy<u>m</u>bolic Reas<u>o</u>ning for La<u>r</u>ge-Scale Boole<u>a</u>n Networks

UNIVERSITY

 م ا

Â

<u>Nan Wu</u><sup>1</sup>, Yingjie Li<sup>2</sup>, Cong Hao<sup>3</sup>, Steve Dai<sup>4</sup>, Cunxi Yu<sup>2</sup>, Yuan Xie<sup>5</sup> <sup>1</sup>University of California, Santa Barbara, <sup>2</sup>University of Utah, <sup>3</sup>Georgia Institute of Technology, <sup>4</sup>NVIDIA, <sup>5</sup>Alibaba DAMO Academy

### Outline

 Motivation • Problem formulation • What is **Gamora**? • Why Gamora? • How Gamora? • Evaluation • High reasoning accuracy Scalability • Generalization





### **Verification is Important!**

#### Hardware and Software Development Efforts for Advanced Designs





Frank Schirrmeister, Pete Hardee, Larry Melling, Amit Dua, and Moshik Rubin. Next Generation Verification for the Era of AI/ML and 5G. https://dvcon-proceedings.org/document/next-generation-verification-for-the-era-of-ai-ml-and-5g/

# **Verification is Important!**



#### Verification dominates the project time!





Harry Foster. The 2020 Wilson Research Group Functional Verification Study.

Identifying functional units from flattened gate-level netlists has wide applications





# Identifying functional units from flattened gate-level netlists has wide applications

Word-level abstraction for formal verification

**Bit-level implementation** 







# Identifying functional units from flattened gate-level netlists has wide applications

Word-level abstraction for formal verification

- Functional verification
  - [TCAD'17] Fast algebraic rewriting based on and-inverter graphs
  - [ICCAD'18] PolyCleaner: clean your polynomials before backward rewriting to verify million-gate multipliers
  - [DAC'19] RevSCA: Using reverse engineering to bring light into backward rewriting for big and dirty multipliers
  - [TCAD'19] Understanding algebraic rewriting for arithmetic circuit verification: a bit-flow model





# Identifying functional units from flattened gate-level netlists has wide applications

- Word-level abstraction for formal verification
- Functional verification
- Logic optimization and datapath synthesis
  - o [DATE'15] A universal macro block mapping scheme for arithmetic circuits





# Identifying functional units from flattened gate-level netlists has wide applications

- Word-level abstraction for formal verification
- Functional verification
- Logic optimization and datapath synthesis
- Hardware trojan detection
  - o [DAC'19] Attacking split manufacturing from a deep learning perspective
  - [JETC'21] Hardware trust and assurance through reverse engineering: A tutorial and outlook from image analysis and machine learning perspectives







# **Challenges in Conventional Methods**

#### Structural methods

- Focus on circuit topology
- Efficient with customized algorithms
- Often mathematically incomplete, rely heavily on reference circuits
- Memory-consuming for large Boolean networks with billions of nodes
- Example: [HOST'13] Wenchao Li et al. Wordrev: Finding word-level structures in a sea of bit-level gates

X

 $(\mathbf{X})$ 

#### Functional methods

- Functionally analyze the circuit for potential arithmetic components
- Accurate and solver-ready
- Ultra-long runtime
- Example: [TETC'13] Pramod Subramanyan et al. Reverse engineering digital circuits using structural and functional analyses





## **Solution: Gamora**

Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks









#### **<u>G</u>**raph Learning based solution:

Gate-level netlists are naturally represented as graphs

- Alternate solutions to recognition and classification
- $\circ$  Make better use to modern computing systems  $\rightarrow$  better scalability





# Why <u>Ga</u>mora?

#### Successful examples using graph learning:

#### Classify sub-circuit functionality from gate-level netlists

- [TCAD'21] GNN-RE: Graph neural networks for reverse engineering of gate-level netlists
- Predict boundaries of arithmetic blocks
  - o [ICCAD'21] Graph learning-based arithmetic block identification
- Predict the functionality of approximate circuits
  - o [ICCAD'22] AppGNN: Approximation-aware functional reverse engineering using graph neural networks
- Analyze impacts of circuit rewriting on functional operator detection
  - o [GLSVLSI'22] Graph neural network based netlist operator detection under circuit rewriting





# Symbolic reasoning requires structural and functional information from neighborhood nodes

#### Reasoning can be formulated as node-level classification in graphs

- Message-passing mechanism in GNN computation:
  - Simultaneously handling **structural** and **functional** information from Boolean networks
  - Analogous to symbolic propagation and structural hashing







Flattened gate-level netlist in And-Inverter Graph (AIG)

#### **Conventional methods**

- Structural hashing + functional propagation
- $\circ$  Low scalability
- Low parallelism







Flattened gate-level netlist in And-Inverter Graph (AIG)

#### **Conventional methods**

Structural hashing + functional propagation
Low scalability

Low parallelism







#### **Conventional methods**

Structural hashing + functional propagation
Low scalability

Low parallelism







#### **Conventional methods**

Structural hashing + functional propagation
Low scalability

Low parallelism





#### **Conventional methods**

- Structural hashing + functional propagation
- Low scalability
- Low parallelism

#### **Our solution: GNN**

 Message-passing mechanism: functional and structural aggregation







#### **Conventional methods**

Structural hashing + functional propagation
 Low scalability
 Low parallelism

- Message-passing mechanism: functional and structural aggregation
- Strong scalability
- Better utilization of modern compute platforms







#### O How to handle laRge-scale BooleAn networks?

O GNN has better support from modern computing systems → GPU acceleration
 O Node-level, model-level, and graph-level parallelism → Billion-node scalability





## **Multiplier Verification**

#### Integer multipliers are ubiquitous components

- Advanced multipliers, such as Booth multipliers, are difficult to verify.
- o [FMCAD'21] Sound and automated verification of real-world RTL multipliers

#### Large multipliers are important in homomorphic encryption

- [ISCAS'14] Practical homomorphic encryption: A survey
- o [CSUR'18] A survey on homomorphic encryption schemes: Theory and implementation



#### Signal processing









#### **Multiplier Verification**

#### Our goal: identify the adder tree in flattened/bit-blasted multiplier netlists

Essential step in symbolic computer algebra for multiplier verification





• A full adder has a SUM and a CARRY





A full adder has a SUM and a CARRY
SUM = XOR3(1,2,3)







A full adder has a SUM and a CARRY
SUM = XOR3(1,2,3)





A full adder has a SUM and a CARRY
SUM = XOR3(1,2,3)





#### **Adder Tree Extraction**

**Example: AIG of 3-bit multiplier** 



































## **Solution: Multi-task GNN**







## **Solution: Multi-task GNN**







 $h_{v}^{k} \leftarrow \sigma(\mathbf{W}^{k} \cdot \text{CONCAT}(h_{v}^{k-1}, h_{\mathcal{N}(v)}^{k}))$ 





## **Solution: Multi-task GNN**

#### Multi-task learning

- Knowledge sharing across tasks to guarantee reasoning precision
- Improve sample efficiency during training
- Loss function:

$$\mathcal{L} = \underline{\alpha \cdot \ell(\widehat{y_1}, y_1)} + \underline{\beta \cdot \ell(\widehat{y_2}, y_2)} + \underline{\gamma \cdot \ell(\widehat{y_3}, y_3)}$$
  
Task 1 Task 2 Task 3







# **Experiment Setup**

#### AIG-based multiplier netlists

- Carry-save-array (CSA) multipliers
- Booth-encoded multipliers

#### Technology mapping

- The reduced standard-cell library mcnc.genlib (with gate input size <=3) from SIS distribution
- ASAP 7nm technologies

#### Baseline & ground truth

- Logic synthesis tool ABC, using the adder tree extraction command
- [TCAD'17] Fast algebraic rewriting based on and-inverter graphs
- o [TCAD'19] Understanding algebraic rewriting for arithmetic circuit verification: a bit-flow model

 Gamora is trained with small bitwidth multipliers (typically less than 32-bit) and evaluated on large bitwidth multipliers (up to 2048-bit)





## **Evaluation: CSA Multiplier**



- Single- and multi-task
- With and without functional info
- Different training size (2-bit to 10-bit)



## **Evaluation: CSA Multiplier**



- With and without functional info
- Different training size (2-bit to 10-bit)





8-bit mult

# **Evaluation: Booth and Tech Mapping**



CSA and Booth multipliers, with simple and complex technology mapping

- Generalization from small to large designs
- Generalization from before to after simple tech mapping





## **Evaluation: Runtime and Scalability**

Runtime comparison between Gamora and ABC.



ABC: a logic synthesis framework well adopted in academia

R. Brayton and A. Mishchenko, "ABC: An academic industrial-strength Verification tool". International Conference on Computer Aided Verification. Springer, 2010.



#### Further speedup with batched reasoning on a single GPU.





#### Gamora: a novel symbolic reasoning framework, which exploits GNNs to imitate structural hashing and functional aggregation in conventional reasoning approaches.

- High reasoning performance that reaches almost 100% and over 97% accuracy for CSA and Boothencoded multipliers, which is still over 92% in finding functional modules after complex technology mapping;
- Strong scalability to Boolean networks with over 33 million nodes, with up to six orders of magnitude speedups compared to the state-of-the-art implementation in the ABC framework;
- Great generalization capability from simple to complex designs, such as from small to large bitwidth multipliers, and from before to after technology mapping.
- Gamora reveals the great potential of applying GNNs and GPU acceleration to speed up symbolic reasoning, which is available at https://github.com/Yu-Utah/Gamora.





#### **Thanks!**

